HDI Blind and Buried Via Process: Laser Drilling to Plating
High-density interconnect boards fit more routing into less area, and the HDI blind and buried via process is what makes that density practical. A blind via connects an outer layer to an inner layer without passing through the whole board; a buried via connects two inner layers and never reaches either surface. Every layer a via skips returns routing channels to the designer, which is why smartphone main boards, camera modules and advanced processor packages depend on them. This guide walks through the fabrication sequence, the tooling decisions and the plating rules that keep HDI yield under control.
Why the HDI blind and buried via process matters
On a conventional through-hole board, every via occupies real estate on all layers at once. Once a design carries more than roughly 120 connections per square inch around a fine-pitch device, through vias begin to block escape routing and force extra layers. Replacing them with blind and buried structures reclaims that space, shortens the current return path and removes the parasitic stub a through via leaves behind. The result is a thinner board with better signal integrity at high frequency, at the cost of a longer and more tightly controlled process flow.
Density is not the only driver. A shorter via barrel also lowers inductance, which matters for decoupling networks and for differential pairs running above 5 Gbps. Decide the via stack early, because the fabrication sequence is fixed once the layer build-up is released. Review the blind and buried via stack selection together with the routing plan rather than after the first prototype.
When laser drilling is the right choice
Laser drilling is the standard method for blind vias smaller than about 5 mil in diameter. Mechanical bits at that scale deflect, wear quickly and cannot reliably stop at a controlled depth. Copper also reflects the beam, so the laser cannot burn cleanly through a solid plane; the copper at each blind via site must first be opened with an etch step that produces a clearance pad slightly larger than the finished via. That clearance belongs in the drill and artwork data, not on the shop floor as an improvised adjustment.
The dielectric absorbs the beam and is vaporised or ablated down to the target pad. Because absorption depends on the resin system, materials engineered for this step are the norm. Blind vias running from layer 1 to 2 and buried vias from layer 2 to 3 on the same board can only be produced this way, since a drill bit cannot reach an inner layer pair.
RCC copper foil and dielectric selection
Resin-coated copper, usually written RCC, is a common choice for the outermost laser-drilled layer. It is an electrodeposited copper foil coated with a thin, specially formulated resin, so there is no woven glass directly under the beam. Without glass reinforcement the material ablates cleanly and does not scatter light back into the cut. RCC copper foil is supplied in resin thicknesses from roughly 50 to 80 microns and copper foils of 12 and 18 microns, in both standard and high-Tg grades.

The trade-off is electrical and mechanical. These laminates typically show a lower dielectric constant than standard FR-4, but the value varies by supplier and grade, so any impedance-controlled net must be recalculated once the material is fixed. Losing the woven reinforcement lowers the dielectric constant but also reduces dimensional stability, and the outer layer has to be handled accordingly during lamination and registration. Confirm the final stack-up against the laminate data sheet before releasing the impedance table.
Tooling and registration for laser-drilled vias
Laser positioning targets belong on the second layer, or on the layer below the outer layer that will be drilled, and they must be documented on the artwork change sheet. The stencil used to open the blind via sites normally has to be imaged with an LDI writer, and the panel must be cut to the LDI panel size rather than a standard tooling format. Registration tolerance between the etched clearance and the drilled via is the single largest contributor to blind via defects, so the target scheme deserves the same review as the electrical netlist. The CAM preparation methods for HDI boards are where these rules are enforced in practice.
Sequential lamination flow
For a board with N total layers, layers 2 through N-1 are processed as a normal sub-assembly first. After the outer layers are laminated and the panel outline is routed, the flow changes to a second drilling stage: drill the LDI registration targets, apply a wet-film resist, etch the blind via openings, laser drill, drill any buried vias, then metallise through the standard copper deposition line. Keeping the sub-assembly and the outer stage separate is what allows inner-layer features to be finished before the outer dielectric is applied.
Mechanical drilling for larger blind and buried vias
When the finished diameter is 0.20 mm or larger, a mechanical drill becomes viable and is usually cheaper than laser ablation. The limit is depth control rather than hole size, so the drill program must define the exact stop layer and the stack height beneath it. Mechanical blind and buried vias are common in thicker HDI builds where the outer layers are still handled with laser, and the two processes often coexist on one panel.
Buried via plating rules and via aspect ratio
Buried via plating follows a strict sequence. Under normal conditions each layer receives panel plating once and pattern plating once, and after pin lamination a board thicker than 80 mil needs both panel and pattern plating for the buried via. That combination means the outer surface cannot be panel plated during blind via plating, so the outer copper must be protected with a wet-film mask or exposed selectively. The decision hinges on the via aspect ratio, defined as the material and copper thickness divided by the via diameter. Below a 0.8 ratio the outer surface can be pattern plated as a whole; above 0.8 a mask is required and the blind via openings are imaged with either a phototool or an LDI writer.

Two practical details follow. Exposure apertures are usually drawn 6 mil smaller than the via diameter, and any structure needing a mask during plating is normally run with a surge current to improve throwing power into the small hole. Where the imaged feature on the buried via layer is 4 mil or narrower, that layer is masked and exposed; wider features can be panel plated directly. The electroplating and via filling rules for HDI set the current density and bath control that make this repeatable.
Resin filling, de-smear and edge allowance
Large or numerous buried vias can absorb so much resin during lamination that the finished board thickness drops below specification. Where the fabricator confirms the risk, the buried vias are pre-filled with resin before pin lamination, using a method similar to solder mask plugging. When blind vias reach the outer surface, lamination squeezes resin out of the prepreg, so a de-smear step after pin lamination is mandatory. Thin electroless copper, in the range of 0.05 to 0.1 mil, would otherwise be removed by the brushing that precedes wet-film lamination, so an additional panel plating step thickens it first.
Boards with several lamination cycles and many tooling holes should keep the material edge at least 0.8 inch from the outermost circuitry. Pin lamination is only an option when every core is thinner than 30 mil; thicker cores use conventional tooling. Finally, the lot card must list the stack-up for the sub-assembly and the stack-up of the main flow so downstream operations can follow the intended sequence without guessing. gopcb reviews these decisions with customers during the stack-up review, before the first panel is drilled.
FAQ
Can blind and buried vias be combined on one board? Yes, and they often are. The buried vias are finished inside the sub-assembly, while the blind vias are drilled after outer lamination. The main constraint is that each additional lamination cycle raises cost, so the stack-up should use no more cycles than the routing density actually requires.
Why is the blind via aperture drawn smaller than the finished hole? Plated copper and etch tolerance both shrink the opening, so the aperture is drawn about 6 mil under the via diameter to keep the finished hole within specification. Treat that value as a process rule and confirm it with the fabricator for each stack-up.
What happens if the via aspect ratio is ignored? The plating bath cannot throw copper evenly into a deep, narrow hole, so the barrel wall thins toward the middle and the via may crack under thermal cycling. Keeping the ratio below 0.8, or adding a mask and surge current above it, is what preserves a reliable barrel.




1 Comment
Layer Assignment Rules for Multilayer PCB
[…] Keeping them adjacent also keeps the power distribution impedance low, which matters more as supply voltages fall and currents rise. In a four layer stack this adjacency is usually the whole reason for adding the two inner layers, and it is what makes the jump from two layers worthwhile. Related structural choices for small vias are covered in our notes on blind and buried via process. […]